



- PLL bringup:
1. VCTCXO starts up
  2. FX3 brings up Catalina, sets CLKOUT to FPGA
  3. FX3 programs FPGA
  4. FPGA writes to PLL, initializes PLL
  5. PLL locks to external ref if avail.
  6. If no ref, PLL tristated via SPI

Assume 400Hz/Volt  
4kHz loop bandwidth  
10MHz compare frequency  
5mA CP current  
reduce C139 by the load cap of trace + tune  
Eff. Kv is adjusted based on the resistor div  
formed by R124 and the impedance  
of the PLL output

LAYOUT:  
R110 and C150 Should be close to U101











debug connector



B200 debug and misc

TITLE	2
FILE: fpga_debug.sch	nick matt
PAGE	3 OF 8





B200 FX3 interface

TITLE

FILE: fx3.sch

PAGE 5 OF 8

REVISION: 2

DRAWN BY: nick, matt

